

Efficient XOR/XNORs with Systematic Cell Design Methodology

A. Anu Amal*, C. Rajarajachozhan

Department of Electronics and Communication Engineering, M. Kumarasmy College of Engineering, Karur, Tamil Nadu, India.

*Corresponding author: E-Mail: anuamal1993@gmail.com

ABSTRACT

The three strong XOR/XNOR circuits which has three input is likely the most important segments of automated structures with one other powerful cell phone characterize approach (SCDM) in creamer of CMOS logic style. Systematic Cell design Methodology, which is an enlargement of Cell Design Methodology, plays the key stage in sketching out master devices and circuits. At to begin with, the circuit deliberately suggest should typical framework that focuses in a base constitution of circuits. The structure of the circuit is made intentionally by using parallel alternative graph. After that, including high versatility in plan interests, SCDM means to remarkable ones in the remaining three levels, which can be adroit choices of essential cells and modify extras, and furthermore transistor measuring. Finally, the ensuing the XOR/XNORs with three-input regard full-swing signals and genuinely balanced yields. The supply voltage scaling is greatly accomplished, and their typical way incorporates basically two transistors. They likewise show lessening in average vitality length and Thirteen- μ m innovation. The symmetric schematic topologies altogether make stronger and cut down the layout, improvement in design is affirmed.

KEY WORDS: Systematic cell Design Methodology, Parallel alternative graph, transistor measuring, full-swing and genuinely balanced yields, supply voltage scaling, three-input XOR/XNOR circuits.

1. INTRODUCTION

The fundamental Exclusive-OR (XOR) and Exceptional-NOR (XNOR) gates are of a couple of computerized strategies and are massively utilized as a part of extremely colossal scale coordination methods reminiscent of equality checkers, comparators, crypto processors arithmetic and common sense circuit experiment sample mills, especially in Full adder module as Sum output that is 3-input XOR and many others. In these sorts of projects, XOR and XNOR gats constitute part of the important course of the framework, which significantly influences the most pessimistic scenario stretch and the general execution of the method. An enhanced plan is liked to turn away any corruption on the yield voltage, expend less power, and have substantially less delay in imperative course with sub-micron innovation we profound to scale down low-supply. In our approach, we recognize a fundamental cell phone together with three-input and two outputs. Consequent and if fundamental we rehearse a considerable amount of redress components and enhancement techniques to get adjusted 3-input XOR–XNOR circuits.

Consequently and by method for using 4 general cells, we give you six balanced 3-input XOR–XNOR circuits. In any sort of judgment skills outline, the cell drivability is attained by non-full swing yields. Full swing yields affect multi-arrange organized arithmetic circuit execution thus, planners keep in mind achieving full swing yield operations as an imperative variable inside the essential piece outline of arithmetic circuits. Furthermore, the whole proposed circuits whose huge course involves best two transistors have low normal energy utilization and develop. The proposed circuit's aspects adjusted yields, provides modest colossal tree organized arithmetic circuits for boosting field viably without excessively corrupting the energy and delay.

With rapid improvement of versatile electronic gadgets, it is getting to be central errand to configuration low-energy and high-speed (LPHS) circuits cap possess little chip regions. Many released papers that contend in planning better circuits. Such reviews typically depend on brilliant outline thoughts however don't agree to a logical approach.

As a result, the vast majority of them experience the ill effects of some kind threats;

- They are done with practical insight designs which have a deficient voltage swing in some inside hubs, which winds up in static vitality dispersal.
- Most of them experience the ill effects of outrageous yield sign debasement and can't safeguard low operating voltage.
- They dynamic power utilization overwhelmingly has no adjusted proliferation stretch within and outside circuits, which brings about glitches at the yields.

Subsequently, an all-around prepared outline procedure can be considered as a solid determination for the wander. It is not are attempting and-mistake driven, on account of this that it methodology and purposely destinations to the outline targets. The circuit components and peripherals are precisely chosen and the circuit characteristics after reproduction are not altered. Some inhibited capacities have been detected in Cell Design Methodology, which is similar to the two-input XOR/XNOR premeditated in CMOS logic style.

The issues in beforehand distributed Cell Design Methodology has some manual strides in the outline skim and creating countless where the dominating ones could be resolved after the fruition of recreations. In this way, inside the principal arrange, the XOR/XNOR which has three-input is likely the most troublesome and all rational three-input general gates in math circuits were picked. On the off chance that the effectiveness of the circuits is approved in the kind of competitive atmosphere, it could display some constrain of the procedure. In the second stage, Cell Design Methodology is developed as Systematic Cell Design Methodology (SCDM) in developing the XOR/XNORs with three-input for the essential time.

2. RELATED WORKS

With the use of Binary Decision Diagram (BDD) the Elementary Basic Cell (EBC) is designed fundamentally, and shrewdly picks circuit segments in view of a particular target. The specified elements are not considered in the CDM. In this state the circuits is isolated into two classifications: 1) regular XOR with three input and 2) proper methodology. The vast majority of the composed SUMs were created by and large or by means of cascading a few modules. The Cascading modules got from reformulations of the Boolean functions, such as, $SUM = C \text{ in } \oplus H$

- $SUM = C_{in} \cdot H + C_{in} \cdot H'$
- $SUM = C_{in} \cdot H' + C_{out} \cdot H,$
- $C_{out} = C_{in} \cdot H + A \cdot H'$
- Where H and H' are $A \oplus B$ and the complement of H, respectively.

In (1), the H yield is XORed with convey of the past stage (Cin). The SUM modules having a place with this class have been used in numerous adders, as SUM module. Expression (2) will likewise be acknowledged with a 2 to 1 multiplexer with H and H'. In convey from the past and this stage, Cin and Cout other than H and H' are produce SUM output. The low power high speed full adder is comprised of the expression as a SUM module, at long last as expressed some time recently, a few circuits by and large created the module from which we can indicate XOR with three-input. Whose fabulous execution are affirmed in, and subsequently, the total correlation will happen by selecting as a reference. As can be seen from the customary circuits, all the circuit productive rely on innovative proposals of fashioners. They don't consent to a logical procedure, while new arrangements frequently have enhanced couple of attributes, which gives a free development of systematic cell design methodology. Cell Design Methodology plans some constrained capacities. In this brief, Cell Design Methodology is developed as Systematic Cell Design Methodology for designing XOR/XNOR which has three inputs.

Three-Input XOR/XNOR: The outline course is started through EBC precise era. On this progression, fundamental outline objectives are viewed as that likely the most exceptional ones are producing rather adjusted yields, symmetric and power floor structure, less transistors inside the essential course, comparable to sharing normal sub circuit. Systematic generation for EBC in imperative focuses is specified. In the rest of, the approach presents probability to attempt toward an appointed design target for development of XOR/XNORs with three inputs.




Figure.1. Flow chart for designing XOR/XNORs with Systematic Cell Design Methodology.




Figure.2. Parallel Decision Tree for XOR/XNORs.




Figure.3. Applying reduction rules and Substitution and disjointing

Basic versatile Systematic era with the expectation to create the Elementary Basic Cell of XOR/XNOR circuits has four stages are taken. Toward the starting, XOR with three input and Binary Decision tree (BDT) is used construction of supplementary circuit and the sub circuits are shared commonly. The BDT is accomplished with the guide of some cascade 2×1 MUX pieces, which may be indicated by means of rearranged image dealt with enter factors at every correspondent stage. This advancement effortlessly actualizes the min expressions of the XOR/XNOR with three input work, as shown in Figure 1. The progression is taken after with the guide of making utilization of rebate thoughts to rearrange the BDT outline. These fuse expulsion, blending, and coupling rules, as shown in Figure 2. The Figure 3 shows, main errand of the coupling standard, in straight forward expressions, are to get all the practical indistinguishable trees by trading the request of the controls.

3. RESULTS AND DISCUSSION




Figure.4. Waveform of three-input XO4 circuit




Figure.5. Waveform of three-input XO4 circuit




Figure.6. Waveform of three-input XO10 circuit

4. CONCLUSION

SCDM serves as an outline procedure for XOR/XNOR with three input, which is a champion among basically the most troublesome and centred and furthermore all around helpful in designing fundamental gates consisting of three input in math circuits. The strategy has highlighted on doing each one of the significant route in an entirely indicated way. It moreover acknowledges over the top versatility in characterize target, even as it takes after an indistinguishable system to get the considerable in class arranges. This momentary circuit has favoured Systematic Cell Design Methodology for the maximum Power Delay Product.

REFERENCES

- Eshra A and El-Sayed A, An odd parity checker prototype using DNAzyme finite state machine, IEEE/ACM Trans, Comput. Biol. Bioinf, 11 (2), 2014, 316–324.
- Goel S, Elgamel M.A, Bayoumi M.A and Hanafy Y, Design methodologies for high-performance noise-tolerant XOR-XNOR circuits, IEEE Trans. Circuits Syst. I, Reg. Papers, 53 (4), 2006, 867–878.
- Goel S, Kumar A and Bayoumi M, Design of robust, energy-efficient full adders for deep-submicrometer design using hybrid-CMOS logic style, IEEE Trans. Very Large Scale Integr. (VLSI) Syst, 14 (12), 2006, 1309–1321.

Kavehie O, Navi K, Nikoubin T and Rouholamini M, A novel DCVS tree reduction algorithm, in Proc. IEEE Int. Conf. Integr. Circuit Design Technol. (ICICDT), 2006, 1–7.

Kavitha V, Palanisamy V, New Burst Assembly and Scheduling T technique for Optical Burst Switching Networks, Journal of Computer Science, 9 (8), 2013, 1030-1040.

Kavitha V, Palanisamy V, Simultaneous Multi-path Transmission for Burst Loss Recovery in Optical Burst Switching Networks, European Journal of Scientific Research, 87 (3), 2012, 412-416.

Lin J.F, Hwang Y.H, Sheu M.H and Ho C.C, A novel high-speed and energy efficient 10-transistor full adder design, IEEE Trans. Circuits Syst. I, Reg. Papers, 54 (5), 2007, 1050–1059.

Mirzaee R.F, Nikoubin T, Navi K and Hashemipour O, Differential cascode voltage switch (DCVS) strategies by CNTFET technology for standard ternary logic, Microelectron. J, 44 (12), 2013, 1238–1250.

Moaiyeri M.H, Mirzaee R.F, Navi K, Nikoubin T, and Kavehei O, Novel direct designs for 3-input XOR function for low-power and highspeed applications, Int. J. Electron, 97 (6), 2010, 647–662.

Mohanapriya S, Vadivel M, Automatic retrieval of MRI brain image using multi queries system, 2013 International Conference on Information Communication and Embedded Systems (ICICES), 2013, 1099-1103.

Nikoubin T, Bahrebar P, Pouri S, Navi K, and Iravani V, Simple exact algorithm for transistor sizing of low-power high-speed arithmetic circuits, VLSI Design, 2010, 1–18.

Nikoubin T, Baniasadi A, Eslami F and Navi K, A new cell design methodology for balanced XOR-XNOR circuits for hybrid CMOS logic, J. Low Power Electron, 5 (4), 2009, 474–483.

Nikoubin T, Grailoo M, and C. Li, Cell design methodology (CDM) for balanced Carry–Inverse Carry circuits in hybrid-CMOS logic style, Int. J. Electron, 101 (10), 2014, 1357–1374.

Nikoubin T, Grailoo M, and Li C, Energy and Area Efficient Three-Input XOR/XNORs with Systematic Cell Design Methodology, IEEE Trans, Very Large Scale Integr. (VLSI) Syst, 20 (4), 2016, 398 – 402.

Nikoubin T, Grailoo M, and Mozafari S.H, Cell design methodology based on transmission gate for low-power high-speed balanced XOR-XNOR circuits in hybrid-CMOS logic style. Low Power Electron, 6 (4), 2010, 503–512.

Palanivel Rajan S, Review and Investigations on Future Research Directions of Mobile Based Tele care System for Cardiac Surveillance, Journal of Applied Research and Technology, 13 (4), 2015, 454-460.

Rahman M, Afonso R, Tennakoon H and Sechen C, Design automation tools and libraries for low power digital design, in Proc. IEEE Dallas Circuits Syst. workshop (DCAS), 2010, 1–4.

Sundaravadivu K and Bharathi S, STBC codes for generalized spatial modulation in MIMO systems, 2013 IEEE International Conference ON Emerging Trends in Computing, Communication and Nanotechnology (ICECCN), Tirunelveli, 2013, 486-490.

Tung C.K, Hung Y.C, Shieh S.H and Huang G.S, A low-power high-speed hybrid CMOS full adder for embedded system, in Proc. IEEE Design Diagnostics Electron, Circuits Syst. (DDECS), 2007, 1–4.

Tung C.K, Shieh S.H, and Cheng C.H, Low-power high-speed full adder for portable electronic applications, Electron. Lett, 49 (17), 2013, 1063–1064.

Vivek C, Palanivel Rajan S, Design of Data Aware Low Power Area Efficient Data paths for Processing Elements in a Reconfigurable System, International Journal of Computer Science and Information Security, 14 (9), 2016, 1100-1113.

Vivek C, Palanivel Rajan S, Z-TCAM, an Efficient Memory Architecture Based TCAM, Asian Journal of Information Technology, 15 (3), 2016, 448-454.